h Consolidation of IC fabs. Since there are fewer processes and recipes, there is a valuable opportunity to apply yield learning from one product to other products. Increasing IP blocks reuse also contributes to allowing shared learning among products blocks.
h Test sites and process monitors are not sufficient to drive yield learning. (This will be discussed in more detail in later articles.) As manufactured circuits features become increasingly complex functions of design attributes such as pattern density and neighborhood shapes, an increasing number of failures will only show up on productsVbut not on test sites. Many IP blocks, even hard macros, will show key failure modes and sensitivities on some products, but not others. Another perspective on yield optimization is how to optimize power/performance and methods for balancing structural vs. functional testing. Biswas and Cory present how Nvidia has incorporated systemlevel testing (SLT) for graphics processors into the test flow. SLT has enabled Nvidia to reduce overkill at test (false yield loss) while improving quality.
Adaptive testing is an approach which has received a lot of attention in the last few years. Kupp and Makris describe how a ''Model-View-Controller'' approach to adaptive testing can help improve the test process (including test time, product quality and acceleration of yield learning). The authors describe this application for analog and RF circuitsV but the methods are general and should apply for all types of ICs.
Blanton et al. describe research that fits squarely in the vein of product-based diagnostics. They discuss improving the quality of logic diagnostic results to drive improvement to manufacturing, design and IC testing. In particular, they use ''physically aware'' methods to provide more precise diagnostic resolution. This research is applicable not only for random defects but also systematic defect characterization, and thus can lead to Design-for-Manfacturing (DFM) rule improvements.
Finally, Devarakond et al. provide a means to determine whether or not mixed signal/analog ICs meet specifications without performing expensive test versus the specifications themselves. Their strategy concurrently provides critical spice-level device parameters for the tested device, which together with the specification-compliance results, in turn provide essential diagnostic information for processvariation-oriented yield-learning.
GIVEN THE NEED to improve the speed and effectiveness of yield learning in the industry, we hope that this special edition will be helpful both for engineers working in industry and university researchers. 
